Blyx v0.1.0-alpha is here! Read the release notes ->
Home / Compiler Architecture

Interactive Compiler Architecture & BIR Pipeline

Click through the stages below to inspect how Blyx source code transforms into optimized machine code and GPU assembly.

04. BIR SSA Intermediate IR

Blyx Intermediate Representation: strongly-typed SSA instructions.

Stage Input
Checked AST
Stage Output Transformation
%0 = alloc i32
store i32 42, %0
ret void